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Modeling, Simulation, and Validation
of a Power SiC BJT
Tanya Gachovska, Student Member, IEEE, Jerry L. Hudgins, Fellow, IEEE, Angus Bryant, Member, IEEE,
Enrico Santi, Senior Member, IEEE, H. Alan Mantooth, Fellow, IEEE,
and Anant K. Agarwal, Fellow, IEEE
Abstract—This paper presents a physics-based model of a silicon
carbide bipolar junction transistor and verification of its validity
through experimental testing. The Fourier series solution is used
to solve the ambipolar diffusion equation in the transistor collector
region. The model is realized using MATLAB and Simulink. The
experimental results of static operation and also the simulated and
experimental results of switching waveforms are given.
Index Terms—Silicon carbide (SiC) bipolar junction transistor
(BJT), power semiconductor modeling.
NOMENCLATURE
A Device area (cm2).
CJ 1 and CJ 2 Capacitance of the depletion layers
(F).
D Ambipolar diffusivity (cm2 s−1).
Dp and Dp Electron and hole diffusivities
(cm2s−1).
ε Dielectric permittivity of SiC (F/cm).
hn N+ emitter recombination parameter
(cm4 s−1).
hp P+ emitter recombination parameter
(cm4 s−1).
IB Base current (A).
IC Collector current (A).
Idisp1 and Idisp2 Displacement currents at junctions J1
and J2 (A).
IL 0 Initial inductor current (A).
In 0 , In 1 , and In 2 Electron currents at junctions J0 , J1 ,
and J2 (A).
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Ip 0 , Ip 1 , and Ip 2 Hole currents at junctions J0 , J1 , and
J2 (A).
KF V Feedback constant.
LL Load inductance (H).
LS Stray inductance (H).
M Number of terms of the Fourier series.
μn and μp Electron and hole mobilities of SiC
(cm2 V−1 s−1).
nB 0 and nB 1 Electron concentrations at the two
boundaries of the base region (cm−3).
NE Emitter doping level (cm−3).
NC Collector doping level (cm−3).
ni Intrinsic carrier concentration of SiC
(cm−3).
N−N N− region doping concentration
(cm−3).
PB Doping concentration of the base
(cm−3).
p(x, t) Excess carrier concentration in the
drift region (cm−3).
px1 and px2 Excess carrier concentrations at the
two boundaries of the drift region
(cm−3).
RL Load resistance (Ω).
RS Resistance of the wires (Ω).
QB Total electron charge in the base (C).
τ High-level carrier lifetime within the
drift region (s).
τBHL High-level lifetime in the P+ -base re-
gion (s).
τp Minority lifetime in N+ emitter (s).
q Unit electron charge (1.6×10−19C).
VBE Base–emitter voltage (V).
VCE Collector–emitter voltage (V).
VCSR Voltage across the carrier storage re-
gion (V).
Vd1 and Vd2 Voltages across the N −N+ and N −P+
depletion layers (V).
Vdc External dc voltage (V).
VJ 0 , VJ 1 , and VJ 2 Voltages across junctions J0 , J1 , and
J2 (V).
vsat Saturation velocity of SiC (cm/s).
VT Thermal voltage—kT/q (T is the tem-
perature (K) and k is the Boltzmann
constant eV/K) (V).
WB Base width (cm).
0885-8993/$31.00 © 2012 IEEE
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Wd1 and Wd2 Widths of the N −N+ and N −P+ de-
pletion layers (cm).
WN − Drift region width (cm).
x1 and x2 Boundary positions of the carrier stor-
age region (cm).
I. INTRODUCTION
IN RECENT years, silicon carbide (SiC) has been recog-nized as a potential candidate material to realize high-
performance switches in the high-power, high-frequency, and
high-temperature area due to its superior material properties
such as wider bandgap, higher saturation velocity, higher elec-
tric field strength, and higher thermal conductivity compared to
Si and GaAs.
The SiC Schottky diode was the first commercially available
power switch [1]. The SiC power MOSFET has drawn a lot
of attention due to the advantages of a unipolar device and
ease of gate control. However, the poor reliability of MOS-
channel mobility and the dielectric oxide, especially in high
electric fields, has greatly hampered the development of the SiC
MOSFET [2]. Bipolar devices such as the power bipolar junction
transistor (BJT), gate turn-off thyristor (GTO), and insulated
gate bipolar transistor (IGBT) provide further utilization of SiC
material in high-power and high-temperature applications.
BJTs based on 4H-SiC have the advantages of no gate oxide
and low on-state voltage in the lightly doped drift region due
to double-sided high-level injection. The first 6H-SiC BJT with
a blocking voltage of 50 V and a common-emitter current gain
of 4–8 was fabricated in 1978 [3]. The first 4H-SiC BJT was
reported to have a capability of open-base blocking voltage
rated at 800 V and a common-emitter current gain (the ratio
of the collector current to the base current) of 9 [4]. Recently,
the 4H-SiC NPN BJT with a 6-kV open-base blocking voltage
(VCEO ) and 28 mΩ cm2 specific on-resistance has been reported
with a corresponding common-emitter current gain of 3 [5].
In power electronics, SiC BJTs could be used as switches
having two states: ON and OFF. These states are important in
determining the efficiency and applicability of the BJT, while the
transient processes between the two states have an important role
in determining the energy losses, reliability, and performance of
the circuit.
The objective of this study is modeling, simulation, and val-
idation of the transient processes in a 4H-SiC BJT (1200 V-5 A
SiC BJT, Cree, Durham, NC).
II. MODELING
Although SiC power BJTs have been fabricated and measured
for several years, there are no physics-based models appropriate
for circuit designers. The few models in the public domain have
dealt with characterization of the current gain [6]. In this section,
the development and implementation of a level-3 physics-based
model [7] of a SiC BJT based on a Fourier series solution of the
ADE equation using MATLAB and Simulink is presented.
The SiC BJT is simulated under inductive load switching con-
dition. The circuit schematic is shown in Fig. 1. A freewheeling
high-voltage SiC diode is employed in the simulation model.
Table I provides the BJT parameters, as provided by the manu-
Fig. 1. Schematic of a switching test circuit used for experiments and
simulation.
TABLE I
BJT PARAMETERS
Fig. 2. Cross-sectional view of 4-kV 4H-SiC power BJT showing layer thick-
nesses (not to scale) and doping concentrations.
facturer, used in the simulation and Fig. 2 presents the structure
of the SiC BJT. The carrier lifetimes were estimated based on
experimental switching waveforms.
The circuit parameters listed in Table II are used for simula-
tion of the SiC BJT under clamped inductive switching load.
The Fourier-series-based electrical model for power devices
has been thoroughly introduced in [8]–[10]. The basic idea is to
solve the ADE through a Fourier-series expansion.
The basic 1-D structure of the SiC BJT is illustrated in Fig. 3.
The BJT is divided into four regions: the N+ emitter, P-base, N−
drift region, and N+ collector region. The external and internal
electron and hole currents are indicated for each region.
A. N+ Emitter Region
The N+ emitter layer can be simply characterized as a hole
sink. The hole current at junction J0 is obtained by the equation
Ip0 = qAhnnB 0PB . (1)
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TABLE II
CIRCUIT PARAMETERS FOR EXPERIMENTS AND SIMULATIONS
Fig. 3. 1-D cross section used for modeling the SiC BJT showing the hole and
electron currents in each region.
The N+ emitter recombination parameter hn depends on emit-
ter properties such as doping level NE , hole diffusivity Dp , and
hole minority lifetime τp
hn =
NE
n2i
√
Dp
τp
. (2)
The electron current component at junction J0 is determined
by
In0 = IC − Ip0 . (3)
The voltage drop across the junction J0 is
Vj0 = VT ln
(
nB 0(nB 0 + PB )
n2i
)
. (4)
B. P-Base Region
The P-base region is used to find the boundary current at
junction J1 . The lumped charge method is used to model the
charge behavior in the base region due to its moderate doping
level and comparatively narrow base width. The injected carrier
distribution in the base region during conduction is shown in
Fig. 4.
Using the continuity equation for the base region, the injected
minority carrier charge is described by the relation
dQB
dt
+
QB
τBHL
= In0 − In1 = IB + Ip1 + Idisp1 − Ip0 (5)
where τBHL is the high-level lifetime in the P-base region.
Fig. 4. Charge distribution and boundary current components in the P-base.
The total electron charge in the base is expressed as
QB =
nB 0 + nB 1
2
qAWB (6)
where nB 0 is the electron concentration at the base region
boundary on the emitter side and WB is the base width. The
electron concentration at the base region boundary on the col-
lector side, nB 1 , is related to the excess carrier concentration
px1 by the doping concentration of the base PB by the equation
nB 1 =
p2x1
PB
. (7)
Since the diffusion length in the base region is much greater
than the base width, the gradient of the electron concentration
is approximately linear, giving the electron current at the base–
collector junction, J1 , as
In1 = qDnA
nB 0 − nB 1
WB
. (8)
The base–emitter voltage VBE is calculated by the equation
VBE = VT ln
(
nB 0PB
n2i
+ 1
)
. (9)
C. N− Drift Region (Collector)
The voltage drop in this region is calculated during the ON
state. The injected excess carrier concentration is determined
by the ADE. As for all power switches, high-level injection and
quasi-neutral conditions exist. Under high-level injection con-
ditions, the ADE describes the carrier dynamics in the majority
of this region
D
∂2p(x, t)
∂x2
=
p(x, t)
τ
+
∂p(x, t)
∂t
(10)
where D is the ambipolar diffusion coefficient, τ is the high-level
carrier lifetime within the drift region, and p(x, t) is the excess
carrier concentration. The Fourier-series solution of the excess
carrier distribution has been proposed in [11] as the solution
of the second-order partial differential diffusion equation. It is
converted into an infinite set of first-order linear differential
equations [solutions in ( [11])]
p(x, t) = p0(t) +
∞∑
k=1
pk (t) cos
[
kπ(x− x1)
x2 − x1
]
(11)
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where
p0(t) =
1
x2 − x1
∫ x2
x1
p(x, t)dx
pk (t) =
2
x2 − x1
∫ x2
x1
p(x, t) cos
(
kπ(x− x1)
x2 − x1
)
dx. (12)
The solution to the ADE is given by the following first-order
differential equations as each of them refers to a harmonic pk (t)
of the total minority carrier density p(x,t):
for k = 1, 2, 3 . . .
2D
x2 − x1
[
∂p(x, t)
∂x
∣∣∣∣
x2
(−1)k − ∂p(x, t)
∂x
∣∣∣∣
x1
]
=
dpk (t)
dt
+
[
1
τ
+
Dk2π2
(x2 − x1)2
]
pk (t)
+
2
x2 − x1
( ∞∑
n=1
n =k
n2
n2 − k2
[
dx1
dt
− (−1)n+k dx2
dt
]
pn (t)
+
pk
4
(
dx1
dt
− dx2
dt
))
for k = 0
D
x2 − x1
[
∂p(x, t)
∂x
∣∣∣∣
x2
− ∂p(x, t)
∂x
∣∣∣∣
x1
]
=
dp0(t)
dt
+
p0(t)
τ
+
1
x2 − x1
∞∑
n=1
[
dx1
dt
− (−1)n dx2
dt
]
pn (t) (13)
px1 =
n∑
k=1
pk and px2 =
n∑
k=1
(−1)kpk .
The solution to the ADE is determined by using the boundary
conditions at the edges of the charge storage region (CSR). The
representation requires the width of the undepleted region and
the hole and electron currents at the boundaries of the drift
region, which give the gradients of the carrier concentrations at
x1 and x2 , respectively. The required boundary conditions are
given in
∂p
∂x
∣∣∣∣
x1
=
1
2q
(
Jn
Dn
+
Jp
Dp
)∣∣∣∣
x1
and ∂p
∂x
∣∣∣∣
x2
=
1
2q
(
Jn
Dn
+
Jp
Dp
)∣∣∣∣
x2
. (14)
The displacement currents Idisp1 and Idisp2 are due to the
changing depletion widths at junctions J1 and J2
Idisp1 = CJ 1
dVd1
dt
= εA
1
Wd1
dVd1
dt
Idisp2 = CJ 2
dVd2
dt
= εA
1
Wd2
dVd2
dt
. (15)
Fig. 5. Carrier distribution in the lightly doped region.
The voltages across the N −N+ and N −P+ depletion layers,
Vd1 and Vd2 , are calculated by the following equations:
Vd1 =
{
0 if px1 > 0
−KF V px1 otherwise
Vd2 =
{
0 if px1 > 0
−KF V px2 otherwise.
(16)
The feedback constant KF V is set to 10−12 , which gives good
convergence and minimal error [12]. The associated depletion
widths Wd1 and Wd2 are calculated using a step doping concen-
tration change on each side of the junction
Wd1 =
√
2εVd1
qNN − + (|Ic | /Avsat)
Wd2 =
√
2εVd2
qNN − + (|Ic | /Avsat) . (17)
The boundary positions x1 and x2 are calculated by
x1 = Wd1
x2 = WN − −Wd2 . (18)
The voltages at junctions J1 and J2 are
Vj1 = 2VT ln
(
p1
ni
)
Vj2 = VT ln
(
px2
NC
)
. (19)
The voltage drop in the carrier storage region VCSR is cal-
culated based on the injected carrier concentration. The 1-D
charge distribution in the lightly doped (carrier storage, CSR)
region during the ON state is illustrated in Fig. 5.
The CSR is divided into equal width segments with the num-
ber of segments (M) being the same as the number of terms
in the truncated Fourier series. The carrier distribution at every
point is generated through the inverse Fourier transformation,
while the carrier distribution between two points is a linear in-
terpolation. Based on [11], the voltage drop in the region VCSR
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at any time is calculated by
VCSR ≈ IC
qA(μn + μp)
x2 − x1
M − 1
M−1∑
K=0
×
[
1
pT (k) − pT (k−1) ln
(
pT (k)
pT (k−1)
)]
+ VT
(
μn − μp
μn + μp
)
ln
(
px2
px1
)
(20)
where the carrier distribution pT (k) is calculated as
pT (k) = p
(
x1 +
k(x2−x1)
M − 1
)
+
μnNB
μn + μp
. (21)
D. N+ Collector Region
The N + collector region is similar to the N + emitter region as
it is also a hole sink. The hole current at junction J2 is obtained
by the equation
Ip2 = qAhnp2x2 . (22)
The electron current at junction J2 is
In2 = Ic + Ip2 − Idisp2 . (23)
E. Voltage Drop
The voltage drop VCE across the high-power SiC BJT is com-
prised of six components including voltages across junctions J0 ,
J1 and pseudojunction J2 , the voltage across the two depletion
regions Vd1 and Vd2 , and the voltage across the carrier storage
region VCSR
VCE = Vj0 + Vj1 + Vj2 + Vd1 + Vd2 + VCSR . (24)
III. REALIZATION IN SIMULINK
The model of the high-power SiC BJT is implemented using
MATLAB incorporated with Simulink. It is straightforward to
couple Simulink to the numerical algorithm to solve differential
equations [13]. The MATLAB program is used to input the basic
parameters used by the Simulink program. The input parameters
for the Simulink model are the device geometry parameters, the
doping concentrations in each region (assumed to be uniform),
charge carrier diffusion coefficients, and minority carrier life-
times of different regions. SiC material parameters, such as hole
and electron mobilities, dielectric permittivity, carrier saturation
velocity, and the intrinsic carrier concentration (at 300 K), are
also needed.
The implementation of the behavior of the BJT in Simulink
requires use of a stiff solver due to the widely different time
constants present in the model. Suitable solvers for simulation
of power semiconductor devices are ode15s and ode23tb [14].
The configuration parameters chosen for the SiC BJT model
are solver 23s (stiff/Mod. Rosenbrock); the maximum and min-
imum step sizes are, respectively, 10−6 and 10−120 s. The initial
step size is set to “auto.” The relative and absolute tolerances are
set to be 10−3 and 10−5 , respectively. The simulation advanced
options are set to use inline parameters, which means that the
Fig. 6. Switching test circuit used for experiments of a SiC BJT (see Fig. 1)
implemented on Simulink.
parameters are fixed during a simulation run. The zero-crossing
control is set to be “disable all.”
The electrical test circuit (see Fig. 1) of the SiC BJT
under clamped inductive switching is realized in the MAT-
LAB/Simulink environment. The diagram is presented in
Fig. 6.
The high-power SiC BJT Simulink model is presented in
Fig. 7. It has two inputs, collector and base currents, and two
outputs, base–emitter and collector–emitter voltages. The BJT
subsystem further contains embedded subsystems of the N −
drift region, the P-base, the N+N− pseudojunction, N+ emitter,
and a sum for the total voltage drop.
The N+ emitter subsystem is used to calculate the voltage
drop at junction J0 using (4).
The P-base subsystem is used to calculate the current In 1 ,
voltage VBE , and minority carrier concentration nB 0 at junction
J0 by using (5)–(9).
The N − drift region subsystem presented in Fig. 8 is the most
important and complicated subsystem in the power BJT model.
It consists of four subsystems: carrier storage region (CSR),
feedback, drift region voltage drop, and displacement current.
The CSR subsystem provides the solution to the ADE, (10),
by using the Fourier solution; (13); and the boundary conditions
of (14). The feedback subsystem uses the output data from
the CSR subsystem, the charge carrier densities px1 and px2 , as
inputs. These carrier densities are used to determine Vd1 and Vd2
using (16). The boundary positions x1 and x2 are calculated using
(17) and (18). They are input signals to the CSR subsystem, and
also to the displacement current subsystem.
The value for the carrier densities px1 and px2 are limited to
the minimum of ni and used to calculate the junction voltage
Vj 1 and Vj 2 using (19).
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Fig. 7. SiC BJT subsystem implemented on Simulink.
The displacement current subsystem calculates the displace-
ment currents at junctions J1 and J2 implementing (15). The
drift region voltage drop subsystem uses the parameters of the
other subsystems and calculates the voltage drop in the storage
region using (20) and (21).
The N+N− junction subsystem calculates In 2 and Ip 2 ; (22)
and (23).
The total voltage VCE is given as a sum the junction, the drift
region, and the depletion layer voltages from (24).
IV. MEASUREMENT AND SIMULATION RESULT OF SIC BJT
To evaluate the behavior of the power semiconductor
switches, two basic tests are usually employed: a static test
and a dynamic test [15]. Generally, the static measurement is
used to validate dc current and voltage characteristics while the
dynamic test is used for measuring transient switching behavior.
The static measurement includes the I–V and C–V character-
istics of semiconductor devices under dc conditions, breakdown
voltage, and on-state voltage drop. The BJT dies used for the
measurements are rated at 1200 V-5A. The I–V curves are mea-
sured with a curve tracer, Tektronix TEK 371A.
The measured common emitter I–V curves at room temper-
ature for two different ranges of collector emitter voltage VCE
0–2 V and 0–10 V are plotted in Fig. 9. The base current is in-
creased from 0 to 90 mA in steps of 10 mA. Typically increasing
the collector–emitter voltage when the transistors are operating
in the active region results in a slight positive slope due to the
Early effect. Instead, for the high-power SiC BJTs, it was ob-
served that the collector current remained constant for low-base
current values (IB < 50 mA). For base currents higher than
50 mA, an increasing VCE leads to a decrease in collector cur-
rent. This is thought to be due to self-heating, which reduces the
carrier mobility, and from increased effects due to surface states
in these small-area devices [15]. The dc characteristics are only
included as supplemental information for the reader. The core of
the work was to extend previously developed Si IGBT models
to SiC BJT for future converter designs. Therefore, modeling
the switching operations is of prime importance.
The experimental and simulation results of the inductive
switching tests on the SiC BJT at 450 V are presented in Fig. 10.
It can be noticed that there is a small discrepancy between the
experimental and simulation results during turn-on and turn-off.
This discrepancy between the measured and simulated collec-
tor currents is probably caused by the differences in the free-
wheeling diode used in the model as compared to the experi-
ments. The switching experiment was done using a high-voltage
Schottky diode C3D20060, while during the simulation a power
SiC PN −N+ diode model was used. The details of the diode
model are given in [11] and [16]. The intent of using the pin
diode structure was to verify the robustness of the device models
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Fig. 8. N− drift region subsystem of the SiC BJT model.
Fig. 9. Common-emitter I–V curve of SiC BJT at room temperature: (a) VC E = 0–2 V; (b) VC E = 0–10 V.
through convergence of the simulation to the correct results
when using more than one power device. The focus in this study
was on the BJT behavior, so only the diode recovery was im-
portant for a correct description of the BJT behavior. Hence, the
recovery time of the modeled SiC PN −N+ diode was adjusted
to match the reverse recovery behavior of the Schottky diode.
From the results of the switching tests, it can be noted that
there was approximately a 40-ns rise-time during collector
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Fig. 10. Switching characteristics of the ratio of the collector current IC /IC 0
of SiC BJT at 450 V and IC 0 = 2.7 A: (a) pulse; (b) turn-on; and (c) turn-off.
current turn-on and approximately a 200-ns fall-time during
turn-off. Similar results are given in [17].
V. CONCLUSION
At the current density switched, 400 A/cm2 , the BJT exhibits
about a 2-V forward collector–emitter drop. This is about 0.5 V
larger than in a Si IGBT rated for the same breakdown. How-
ever, at higher breakdown ratings, the SiC BJT should exceed the
Si IGBT performance in internal power loss and exhibit supe-
rior thermal behavior, both in junction temperature and thermal
conductivity.
It should also be noted that the SiC BJT does not exhibit a
quasi-saturation region as is typical in Si power bipolar tran-
sistors. It is yet to be determined if SiC BJTs exhibit second
breakdown effects as their Si counterparts do. The devices tested
seem robust and not prone to turn-off failure during inductive
switching.
Further refinements in the Fourier modeling are underway
and will be extended to other SiC bipolar structures such as a
GTO.
ACKNOWLEDGMENT
The authors would like to thank Cree, Inc., which provided
the SiC BJT samples used for characterization in this study.
REFERENCES
[1] W. J. Schaffer, G. H. Negley, K. G. Irvine, and J. W. Palmour, “Con-
ductivity anisotropy in epitaxial 6H and 4H SiC,” in Proc. MRS.
vol. 339: ©Materials Research Society, 1994, pp. 595–600. DOI:
http://dx.doi.org/10.1557/PROC-339-595.
[2] S. H. Ryu, A. K. Agarwal, R. Singh, and J. W. Palmour, “1800 V NPN
bipolar junction transistors in 4 H-SiC,” IEEE Electron. Device Lett.,
vol. 22, no. 3, pp. 119–120, Mar. 2001.
[3] W. V. Muench and P. Hoeck, “Silicon carbide bipolar transistor,” Solid-
State Electron., vol. 21, pp. 479–480, 1978.
[4] Y. Luo, L. Fursin, and J. H. Zhao, “Demonstration of 4 H-SiCpower bipolar
junction transistors,” IEE Electron. Lett., vol. 36, no. 17, pp. 1496–1497,
Aug. 2000.
[5] S. Balachandran, C. Li, P. A. Losee, I. B. Bhat, and T. P. Chow, “6 kV
4 H-SiC BJTs with specific on-resistance below the unipolar limit using a
selectively grown base contact process,” in Proc. 19th Int. Symp. Power
Semiconductor Devices and IC’s, 2007, pp. 293–296.
[6] E. Santi, J. L. Hudgins, and H. A. Mantooth, “Variable model levels for
power semiconductor devices,” in Proc. 2007 Summer Comput. Simulation
Conf., Jul. 2007, pp. 276–283.
[7] H. Z. Fardi, “Modeling dc gain performance of 4 H-SiC BJTs,” COMPEL,
vol. 26, no. 5, pp. 1236–1246, 2007.
[8] P. R. Palmer, E. Santi, J. L. Hudgins, X. Kang, J. C. Joyce, and P. Y. Eng,
“Circuit simulator models for the diode and IGBT with full tempera-
ture dependent features,” IEEE Trans. Power Electron., vol. 18, no. 5,
pp. 1220–1229, Sep. 2003.
[9] X. Kang, “Characterization and modeling of trench gate IGBT,” Ph.D.
dissertation, Dept. Elect. Eng., Univ. South Carolina, Dec. 2002.
[10] A. T. Bryant, Liqing Lu, E. Santi, P. R. Palmer, and J. L. Hudgins, “Physical
modeling of fast p-i-n diodes with carrier lifetime zoning: Part I. Device
model,” IEEE Trans. Power Electron., vol. 23, no. 1, pp. 189–197, Jan.
2008.
[11] A. T. Bryant, P. R. Palmer, E. Santi, and J. L. Hudgins, “Simulation and
optimization of diode and insulated gate bipolar transistor interaction in
a chopper cell using MATLAB and simulink,” IEEE Trans. Ind. Appl.,
vol. 43, no. 4, pp. 874–883, Jul./Aug. 2007.
[12] A. Brant, “Simulation and optimization of diode and IGBT interaction in
a chopper cell,” Ph.D. dissertation, Univ. Cambridge, Jan. 2005.
[13] The MathWorks, Inc. (1994–2012). [Online]. Available: http://www.
mathworks.com
[14] L. F. Shampine and M. W. Reichelt, “The MATLAB ODE suite,” SIAM
J. Sci. Comput., vol. 18, no. 1, pp. 1–22, Jan. 1997.
[15] P. B. Klein, J. A. Freitas, Jr., S. C. Binari, and A. E. Wickenden, “Observa-
tion of deep traps responsible for current collapse in GaN metal semicon-
ductor field effect transistors,” Appl. Phys. Lett., vol. 75, pp. 4016–4018,
1999.
[16] A. T. Bryant, M. R. Jennings, N.-A. Parker-Allotey, P. A. Mawby,
A. Perez-Tomas, P. Brosselard, P. Godignon, X. Jorda, J. Millan, P.
R. Palmer, E. Santi, and J. L. Hudgin, “Physical modelling of large area
4 H-SiC PiN diodes,” in Proc. IEEE Energy Convers. Congr. Expo., 2009,
pp. 986–993.
[17] T. K. Gachovska, B. Du, J. L. Hudgins, A. Grekov, A. Bryant, E. Santi, H.
A. Mantooth, and A. Agarwal, “Modeling and simulation of a SiC BJT,”
in Proc. IEEE Energy Convers. Congr. Expo., 2009, pp. 979–985.
4346 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 27, NO. 10, OCTOBER 2012
Tanya Gachovska (S’08) received the M.Eng. de-
gree in automation of production and the Ph.D. degree
in pulsed electric field from the University of Ruse,
Ruse, Bulgaria, in 1995 and 2003, respectively.
From 1999 to 2003, she was an Assistant Profes-
sor in the University of Ruse. She conducted research
for two years and taught for a semester at McGill
University, Montreal, Canada. For 18 months, she
was a Postdoctoral Researcher involved in PEF at the
University of Nebraska Lincoln, Lincoln, NE, and
in 2008 she started her second PED on modeling of
mower semiconductor devices. During her studies, she has taught different
courses in labs and continued collaboration for PEF research with University
of Ruse, McGill, and UNL. She is Student Teacher, and Research Assistant
in UNL. She is the author or coauthor of more than 30 technical papers and
conference presentations, and holds a world patent.
Jerry L. Hudgins (S’79–M’85–SM’91–F’04) re-
ceived the Ph.D. degree in electrical engineering in
1985 from Texas Tech University, Lubbock, TX.
He is currently the Chair of the Department of
Electrical Engineering, the Director of the Nebraska
Wind Applications Center, and the Associate Direc-
tor of the Nebraska Energy Sciences Research Center,
University of Nebraska-Lincoln, NE. Previously, he
was on the faculty at the University of South Carolina
until 2004. He has published more than 120 technical
papers and book chapters concerning power semicon-
ductors and engineering education, and was with numerous industries.
Dr. Hudgins served as the President of the IEEE Power Electronics Society
for 1997 and 1998, and as the President of the IEEE Industry Applications
Society for 2003. He is the 2012 IEEE Division-II Director-Elect.
Angus Bryant (S’02–M’06) received the M.Eng. de-
gree in electrical and information sciences and the
Ph.D. degree in power electronics both from Queens’
College, Cambridge University, Cambridge, U.K., in
2001 and 2005, respectively.
He was a Research Fellow at the School of En-
gineering, University of Warwick, Coventry, U.K.,
where he was involved in power device modeling. He
became an Assistant Professor at the University of
Warwick in 2007. Since 2010, he has been with Con-
verteam U.K. Ltd, Rugby, U.K., where he is involved
with design of low- and medium-voltage drives. His main interests include semi-
conductor device modeling, simulation and characterization of power electronic
systems, power module reliability and thermal modeling, and optimization and
testing of power electronic systems under realistic loading conditions. He is a
member of the Institution of Engineering Technology.
Enrico Santi (SM’01) received the Dr. Ing. degree in
electrical engineering from the University of Padua,
Padua, Italy, in 1988, and the M.S. and Ph.D. degrees
from Caltech, CA, in 1989 and 1994, respectively.
He was a Senior Design Engineer at TESLAco
from 1993 to 1998, where he was responsible for the
development of various switching power supplies for
commercial applications. Since 1998, he has been
with the University of South Carolina, Columbia,
where he is currently an Associate Professor in the
Department of Electrical Engineering. He has pub-
lished more than 100 papers in power electronics and modeling and simulation
in international journals and conference proceedings and holds two patents. His
research interests include switched-mode power converters, advanced modeling
and simulation of power systems, modeling and simulation of semiconductor
power devices, and control of power electronics systems.
H. Alan Mantooth (S’83–M’90–SM’97–F’09) re-
ceived the B.S. (summa cum laude) and M.S. de-
grees in electrical engineering from the University
of Arkansas (UA), Fayetteville, in 1985 and 1987,
respectively, and the Ph.D. degree from the Georgia
Institute of Technology, Atlanta, in 1990.
He joined Analogy in 1990 where he focused
on semiconductor device modeling and the research
and development of HDL-based modeling tools and
techniques. Besides modeling, his interests include
analog- and mixed-signal IC design and power elec-
tronics. In 1996, he was a Distinguished Technical Staff Member at Analogy
(now owned by Synopsys). In 1998, he joined the faculty of the Department
of Electrical Engineering, UA, as an Associate Professor and became a Full
Professor in 2002. In 2003, he cofounded Lynguent, an EDA company focused
on modeling and simulation tools. He helped establish the National Center for
Reliable Electric Power Transmission at the UA in 2005, for which he serves as
a Director. In 2006, he was selected as the inaugural holder of the 21st Century
Endowed Chair in mixed-signal IC design and CAD. He has published more
than 100 refereed articles on modeling and IC design. He holds patents on soft-
ware architecture and algorithms for modeling tools and has others pending.
He is a coauthor of the book Modeling with an Analog Hardware Description
Language (Kluwer) and has served on several technical program committees
for IEEE conferences.
Dr. Mantooth has received numerous teaching, service, and research awards
since returning to the UA. He was also selected to the Georgia Tech Council of
Outstanding Young Engineering Alumni in 2002, and the Arkansas Academy
of Electrical Engineers in 2006. He was the Technical Program Chair for the
IEEE International Workshop on Behavioral Modeling and Simulation (BMAS)
in 2000 and the General Chair in 2001. He served as a Guest Editor for the IEEE
TRANSACTIONS ON COMPUTER-AIDED DESIGN and the IET Computers and
Digital Techniques, and as an IEEE Circuits and Systems Society Distinguished
Lecturer. He is currently serving the profession as IEEE CAS representative on
the IEEE Council on Electronic Design Automation and a member of the Power
Electronics Society Advisory Committee as Chair of the Society’s Standards
Committee. He is a member of Tau Beta Pi and Eta Kappa Nu, and Registered
Professional Engineer in AR.
Anant K. Agarwal (SM’06–F’12) received the B.E.
degree in electrical engineering from MNR Engineer-
ing College, University of Allahabad, Allahabad, In-
dia, in 1978, the M.S. degree in electrical engineering
from University of Tennessee Space Institute, Tulla-
homa, in 1981, and the Ph.D. degree in electrical
engineering from Lehigh University, Bethlehem, PA,
in 1984.
From 1984 to 1985, he was with Bell Laborato-
ries, Murray Hill, NJ, where he developed highspeed
GaAs digital circuits for optical communication cir-
cuits. From 1985 to 1990, he was an Assistant Professor with the MNR Engi-
neering College. From 1990 to 1999, he was with Northrop Grumman Science
and Technology Center (formerly, Westinghouse STC), Pittsburg, PA, where his
research interests included SiC power and microwave device design and pro-
cessing, design and process of SiC GTOs, UMOSFETs, DMOSFETs, and SITs
for a variety of externally and internally sponsored programs, and development
of SiGe HBTs for X-band power amplifiers. Since 1999, he has been with Cree,
Inc., Durham, NC, where his research interests include SiC high-power high-
temperature devices. He is the author or coauthor of more than 200 technical
papers and conference presentations, and holds 21 U.S. patents.
Dr. Agarwal is a Senior Member of the IEEE Electron Device Society.
